

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,515	09/28/2001	Tomoo Kimura	60188-101	2527
75	90 04/14/2004	•	EXAMINER	
Jack Q. Lever, Jr.			THOMPSON, ANNETTE M	
McDERMOTT, 600 Thirteenth S	WILL & EMERY Street N W		ART UNIT	PAPER NUMBER
Washington, De	•		2825	
			DATE MAILED: 04/14/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
		09/964,515	KIMURA ET AL.				
	Office Action Summary	Examiner	Art Unit				
		A. M. Thompson	2825				
Dovinals	The MAILING DATE of this communication ap	<u>-</u>	ith the correspondence address	· · · · · · · · · · · · · · · · · · ·			
Period for							
THE - External after services of the services	MAILING DATE OF THIS COMMUNICATION ensions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a respective to reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mail and patent term adjustment. See 37 CFR 1.704(b).		reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 20	January 2004.					
2a) [•	is action is non-final.					
, 	<i>,</i> —		ters, prosecution as to the merits is				
٠,٠	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
4) 🖂	Claim(s) 1-12 is/are pending in the application	n.					
,	4a) Of the above claim(s) is/are withdr						
5)	Claim(s) is/are allowed.						
	☑ Claim(s) <u>1-12</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)	Claim(s) are subject to restriction and/or election requirement.						
Applicat	ion Papers						
9)[The specification is objected to by the Examir	ner.					
10)🖂	0)⊠ The drawing(s) filed on <u>28 Se<i>ptember 2001</i> is/are:</u> a)⊠ accepted or b)□ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the E	Examiner. Note the attache	d Office Action or form PTO-152.				
Priority	under 35 U.S.C. § 119						
, —	Acknowledgment is made of a claim for foreig ☑ All b) ☐ Some * c) ☐ None of:	n priority under 35 U.S.C.	3 119(a)-(d) or (f).				
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documer						
	3. Copies of the certified copies of the pri		received in this National Stage				
	application from the International Bure						
* (See the attached detailed Office action for a lis	st of the certified copies not	received.				
Attachmen	• •	 □	Numeron, (DTO, 442)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 		· —	Summary (PTO-413) s)/Mail Date				
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 or No(s)/Mail Date	5) Notice of I 6) Other:	nformal Patent Application (PTO-152)				

Art Unit: 2825

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 20 January 2004 has been entered.
- 2. Applicants' amendment has been examined. Claim 2 is cancelled. Claims 11 and 12 are added. Claims 1, 3-10 are amended. Claims 1 and 3-12 are pending.

Claim Objections

3. Claims 1, 3-5, 7, 8 and 10 are objected to because of the following informality: Pursuant to claim 1, at line 11, change "performing" to - -performed- -. Pursuant to claim 10, at line 2, the first occurrence of the article "A" should use a common letter. Pursuant to claim 3, at line 6, change "is" to - -being--. Pursuant to claim 4, "operation simulation" should be *simulation operation* and all occurrences of this objection should be corrected in all the claims. Pursuant to claim 8, at line 1, after "wherein", insert - -a--. Pursuant to claim 5, at the last two lines, delete the phrase which is confusing and irrelevant, i.e. "or the no condition verification for the semiconductor circuit is executed during the non-verification period." Pursuant to claim 7, line 10, at the last line delete the *hyphen* between "circuit" and "elements". Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 7 and 8 rejected under 35 U.S.C. 112, second paragraph, as being

indefinite for failing to particularly point out and distinctly claim the subject matter which

applicant regards as the invention. Pursuant to claims 7 and 8, these claims recite

"circuit hierarchical information", but there is not prior recitation that the semiconductor

circuit is hierarchical; therefore a structural/functional gap exists between this limiation

and the rest of the claim.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Rejection of claims 1 and 3

- 7. Claims 1 and 3 are rejected under 35 U.S.C. 102(a) as being anticipated by Applicants' admitted prior art as disclosed in the Japanese publication (2000-132578) to Yasunari Muraoka (Muraoka). Muraoka and Applicants' admitted prior art, specification, pages 3-9, at least discloses all the limitations of claim 1. The pages cited herein reference Applicants' specification pages.
- 8. Pursuant to claim 1, which recites [a] circuit operation verifying method for verifying layout design specifications (page 3, lines 10-14) comprising loading condition

Application/Control Number: 09/964,515 Page 4

Art Unit: 2825

information as electrical specifications on voltages and currents applied to the circuit elements (page 3, line 15-24), circuit diagram data representing connection information of the semiconductor circuit (page 3, lines 15-24), and input patterns of voltages and currents used for circuit operation simulation; simulating operation of the circuit to be verified while computing voltage values (page 4-5) or current values with respect to time based on the loaded circuit diagram data and input patterns (pages 4-5); said simulating operation being performed at each of a plurality of specific times which are incrementally increasing and storing the computed values in memory (pages 5-7); verifying that the circuit elements to be verified satisfy the loaded condition information using the stored voltage or current values (pages 7-9), said verification being performed concurrently with said simulating operation (pages 7-9).

9. Pursuant to claim 3, wherein the condition information includes time specifications representing the frequency of violation against the electrical specifications or the time period for which a violation state is allowable and whether or not the frequency of violation or the violation allowable time period of each of the circuit elements satisfy the time specifications. . . (pages 5-8).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2825

11. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Rejection of Claims 1, 3, 5, 6, 9, 11 and 12

12. Claims 1, 3, 5, 6, 9, 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tani, U.S. Patent 5,471,409. Tani discloses a logic simulator apparatus and a circuit simulator apparatus capable of simulation based on signal propagation delay time. Tani does not explicitly disclose a current density analysis. However, Tani suggests current density analysis or calculation by inclusion of the elements required for a current density analysis. As outlined in section 4 of the Jerke et al. paper entitled "Hierarchical Current Density Verification for Electromigration Analysis in Arbitrarily Shaped Metallization Patterns of Analog Circuits", cited here for evidentiary purposes only and not as prior art, "Any current density calculation method requires at minimum (1) a set of current values as boundary constraints, (2) an appropriate representation of the layout geometry (3) technology dependent data and (4) specified application data (e.g. average chip temperature or a temperature field plot)". Tani includes all of the elements (listed in the Jerke paper) necessary for a current density

Art Unit: 2825

calculation and furthermore discloses current calculating (col. 4, II. 31-34). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention that Tani's current calculation includes or at least suggests the inclusion of current density calculation.

- Pursuant to claim 1, which recites [a] circuit operation verifying method for 13. verifying layout design specifications (col. 1, II. 5-9) comprising loading condition information as electrical specifications on voltages and currents applied to the circuit elements (col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66), circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21), and input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25). and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit operation simulation; simulating operation of the circuit to be verified while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time based on the loaded circuit diagram data and input patterns; said simulating operation being performed at each of a plurality of specific times which are incrementally increasing and storing the computed values in memory (col. 12, Il. 57-64); verifying that the circuit elements to be verified satisfy the loaded condition information using the stored voltage or current values (col. 5, II. 3-17), said verification being performed concurrently with said simulating operation (col. 5, Il. 10-14).
- 14. Pursuant to claim 3, wherein the condition information includes time specifications representing the frequency of violation against the electrical specification or the time period for which a violation state is allowable (col. 4, line 50 to col. 5, line 2),

Art Unit: 2825

and whether or not the frequency of violation of the circuit elements to be verified satisfy the time specifications.(col. 4, line 30 to col. 5, line 14; see also col. 13, ll. 19-27; col. 14, ll. 37-55).

- 15. Pursuant to claim 5, which recites a method for verifying that each of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading condition information as electrical specifications on voltages and currents applied to circuit elements (col. 2, line 50 to col. 3, line 33; col. 6, Il. 22-66); circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21); input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, ll. 18-25) and currents (col. 3, ll. 10-13; col. 4, II. 30-33) used for circuit operation simulation with respect to time; simulating operation of the semiconductor circuit while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time (col. 11, II. 9-18); verifying that circuit elements to be verified satisfy the specifications in the loaded condition information using the voltage values or the current values at the circuit elements stored in the memory (col. 5, II. 3-17; col. 9, II. 14-18; see also col. 9, II. 3-8), said verification being performed concurrently (col. 5, II. 10-14) with said simulating operation, wherein a verification period during which a condition verification is to be executed for the semiconductor circuit or a non-verification period during which no condition verification is to be executed is designated (col. 3, II. 48-55; col. 4, II. 55-59).
- 16. Pursuant to claim 6, which recites a method for verifying that each of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading condition information as electrical specifications on voltages and currents applied to circuit elements (col. 2, line

Art Unit: 2825

50 to col. 3, line 33; col. 6, II. 22-66); circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21); input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25) and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit operation simulation with respect to time; simulating operation of the semiconductor circuit while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time (col. 11, II. 9-18); verifying that circuit elements to be verified satisfy the specifications in the loaded condition information using the voltage values or the current values at the circuit elements stored in the memory (col. 5, II. 3-17; col. 9, II. 14-18; see also col. 9, II. 3-8), said verification being performed concurrently (col. 5, II. 10-14) with said simulating operation, wherein the specifications in the condition information are commonly designated for all the circuit elements of the semiconductor circuit being verified or individually designated for the respective circuit elements (col. 2, line 50 to col. 3, line 33; see also col. 8, II. 13-27).

17. Pursuant to claim 9, which recites a circuit operation verifying apparatus (Fig. 21; col. 1, II. 10-13) for verifying that each of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading means for loading condition information as electrical specifications on voltages and currents applied to circuit elements ((col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66); circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21); input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25) and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit simulation with respect to time; and operation simulation

Art Unit: 2825

means for simulating operation of the semiconductor circuit while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time (col. 11, II. 9-18); verification means for verifying that circuit elements to be verified satisfy the specifications in the loaded condition information using the voltage values or the current values at the circuit elements stored in the memory (col. 5, II. 3-17; col. 9, II. 14-18; see also col. 9, II. 3-8), said verification means performing said verification concurrently (col. 5, II. 10-14) with said simulation means performing said simulating operation.

18. Pursuant to claim 11, which recites a circuit operation verifying apparatus (Fig. 21; col. 1, II. 10-13) for verifying that each of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading condition information as electrical specifications on voltages and currents applied to the circuit elements (col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66), circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21), and input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25) and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit operation simulation; simulating operation of the circuit to be verified while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time based on the loaded circuit diagram data and input patterns; storing the computed values, which are the result of the simulation step, in a memory after each simulating operation (col. 12, II. 57-64); verifying that the circuit elements to be verified satisfy the loaded condition information using the stored voltage or current values, after each simulating operation (col. 5, II. 3-

Art Unit: 2825

17; see also col. 12, II. 25-30), calculating the next specific time by adding an infinitesimal time to the specific time after the verifying step (col. 12, II. 42-56; col. 13, II. 12-31; col. 14, II. 37-59).

19. Pursuant to claim 12, wherein the condition information includes electrical specifications representing current density values (col. 6, II. 25-65) and heat generation amounts (col. 19, II. 35-40) of the circuit elements, and the circuit diagram data of the semiconductor circuit to be verified includes layout information (col. 6, II. 21-27), and current density analysis and heat generation analysis at positions inside the semiconductor circuit to be verified are performed based on the current values at the circuit elements and the layout information stored in the memory (col. 6, line 63 to col. 7, line 2).

Rejection of claims 4 and 10

20. Claims 4 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tani, U.S. Patent 5,471,409 in view of Applicants' admitted prior art. Tani discloses a logic simulator apparatus and a circuit simulator apparatus capable of simulation based on signal propagation delay time. However, while Tani discloses the use of an apparatus, it does not disclose the use of a waveform display apparatus, although the display apparatus could be deemed to be within the scope of Tani's disclosure. Applicants' admitted prior art discloses the use of a display apparatus and it would have been obvious to one of ordinary skill in the art that the display apparatus disclosed by the prior art could be one embodiment of the apparatus disclosed in Tani for reporting results.

Art Unit: 2825

- Pursuant to claim 4, which recites which recites a method for verifying that each 21. of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading condition information as electrical specifications on voltages and currents applied to circuit elements (col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66); circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21); input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25) and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit operation simulation with respect to time; simulating operation of the semiconductor circuit while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time (col. 11, II. 9-18); verifying that circuit elements to be verified satisfy the specifications in the loaded condition information using the voltage values or the current values at the circuit elements stored in the memory (col. 5, II. 3-17; col. 9, II. 14-18; see also col. 9, II. 3-8), said verification being performed concurrently (col. 5, II. 10-14) with said simulating operation, wherein upon termination of the operation simulation and a condition verification of the semiconductor circuit, results of the condition verification are displayed on a waveform display apparatus displaying results of the simulation operation (see Muraoka translation ¶¶ 14, 18, 20-22) or a design apparatus used for circuit design or layout design of the semiconductor circuit (col. 5, II. 10-12; col. 15, II. 20-25).
- 22. Pursuant to claim 10, which recites a circuit operation verifying apparatus (Fig. 21; col. 1, II. 10-13) for verifying that each of a number of circuit elements satisfies specifications (col. 1, II. 5-9); loading means for loading condition information as

electrical specifications on voltages and currents applied to circuit elements ((col. 2, line 50 to col. 3, line 33; col. 6, II. 22-66); circuit diagram data representing connection information of the semiconductor circuit (col. 2, II. 54-56; col. 8, II. 13-21); input patterns of voltages (col. 2, line 66 to col. 3, line 2; col. 3, II. 18-25) and currents (col. 3, II. 10-13; col. 4, II. 30-33) used for circuit simulation with respect to time; and operation simulation means for simulating operation of the semiconductor circuit while computing voltage values (col. 4, II. 21-29) or current values (col. 4, II. 30-46; col. 5, line 65 to col. 6, line 5) with respect to time (col. 11, II. 9-18); verification means for verifying that circuit elements to be verified satisfy the specifications in the loaded condition information using the voltage values or the current values at the circuit elements stored in the memory (col. 5, II. 3-17; col. 9, II. 14-18; see also col. 9, II. 3-8), said verification means performing said verification concurrently (col. 5, II. 10-14) with said simulation means performing said simulating operation; waveform display means (see Muraoka translation ¶¶ 14, 18, 20-22); design means for circuit design (col. 6, II. 20-26).

Allowable Subject Matter

- 23. Claims 7 and 8 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.
- 24. The following is a statement of reasons for the indication of allowable subject matter: In a circuit operation verifying method, as claimed by Applicants, the prior art does not teach or suggest a low-precision, high speed simulation to prepare circuit hierarchical information.

Application/Control Number: 09/964,515 Page 13

Art Unit: 2825

Conclusion

25. Any inquiry concerning this communication or earlier communications should be directed to Examiner A.M. Thompson whose telephone number is (571) 272-1909. The Examiner can usually be reached Monday thru Friday from 8:00 a.m. to 4:30 p.m.. If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matthew S. Smith, can be reached on (571) 272-1907.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-1562 or the Customer Service Center whose telephone number is (571) 272-1750.

26. Responses to this action should be mailed to the appropriate mail stop:

Mail Stop _____

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

or faxed to:

(703) 872-9306, (for all OFFICIAL communications intended for entry)

A. M. THOMPSON Primary Examiner

Technology Center 2800